Skip to content

Popular repositories Loading

  1. covered covered Public

    Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory, combinational logic, FSM state/arc and assertion coverage …

    C 32 10

  2. AtomFPU AtomFPU Public

    IEEE-754 Single Precision Floating Point Unit

    Verilog 10 3

  3. ModelNetlist ModelNetlist Public

    This repository contains a simple model for representing netlist (electronics) in python

    Python 9 10

  4. AtomRV32 AtomRV32 Public

    AtomRV32 is a 32bit CPU based on RISC-V instruction set architecture.

    Verilog 5

  5. open-rtl-competition open-rtl-competition Public

    This repository contains an open rtl (register-transfer-level) competition that is hosted by chiphackers.com

    Perl 2

  6. DesignExamples DesignExamples Public

    This repository contains the design examples mentioned in https://chiphackers.com/lessons/

    Verilog 1

Repositories

Showing 9 of 9 repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…